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Abstract. G4LTL-ST automatically synthesizes control code for industrial Pro-
grammable Logic Controls (PLC) from timed behavioral specifications of input-
output signals. These specifications are expressed in a linear temporal logic (LTL)
extended with non-linear arithmetic constraints and timing constraints on signals.
G4LTL-ST generates code in IEC 61131-3-compatible Structured Text, which is
compiled into executable code for a large number of industrial field-level devices.
The synthesis algorithm of G4LTL-ST implements pseudo-Boolean abstraction
of data constraints and the compilation of timing constraints into LTL, together
with a counterstrategy-guided abstraction-refinement synthesis loop. Since tem-
poral logic specifications are notoriously difficult to use in practice, G4LTL-ST
supports engineers in specifying realizable control problems by suggesting suit-
able restrictions on the behavior of the control environment from failed synthesis
attempts.
Key words: industrial automation, LTL synthesis, theory combination, assump-
tion generation
1 Overview
Programmable Logic Controllers (PLC) are ubiquitous in the manufacturing and pro-
cessing industries for realizing real-time controls with stringent dependability and safety
requirements. A PLC is designed to read digital and analog inputs from various sensors
and other PLCs, execute a user-defined program, and write the resulting digital and
analog output values to various output elements including hydraulic and pneumatic ac-
tuators or indication lamps. The time it takes to complete such a scan cycle typically
ranges in the milliseconds.
The languages defined in the IEC 61131-3 norm are the industry standard for pro-
gramming PLCs [1]. Programming in these rather low-level languages can be very inef-
ficient, and yields inflexible controls which are difficult to maintain and arduous to port.
Moreover, industry is increasingly moving towards more flexible and modular produc-
tion systems, where the control software is required to adapt to frequent specification
changes [2].
With this motivation in mind, we developed the synthesis engine G4LTL-ST for
generating IEC 61131-3-compatible Structured Text programs from behavioral speci-
fications. Specifications of industrial control problems are expressed in a suitable ex-
tension of linear temporal logic (LTL) [16]. The well-known LTL operators G, F, U,
and X denote “always”, “eventually”, “(strong) until”, and “next”s relations over lin-
ear execution traces. In addition to vanilla LTL, specifications in G4LTL-ST may also
include
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1 Input: x, y ∈ [0, 4] ∩ R, err ∈ B, Output: grant1, grant2, light ∈ B, Period: 50ms
2
3 G (x + y > 3→ X grant1)
4 G (x2 + y2 < 7
2
→ X grant2)
5 G (¬(grant1 ∧ grant2))
6 G (err→ 10sec(light))
7 G ((G¬err)→ (FG¬light))
Fig. 1. Linear temporal logic specification with arithmetic constraints and a timer.
– non-linear arithmetic constraints for specifying non-linear constraints on real-valued
inputs;
– timing constraints based on timer constructs specified in IEC 61131-3.
A timing constraint of the form 10sec(light), for example, specifies that the light signal
is on for 10 seconds. Moreover, the semantics of temporal specifications in G4LTL-ST
is slightly different from the standard semantics as used in model checking, since the
execution model of PLCs is based on the concept of Mealy machines. Initial values for
output signals are therefore undefined, and the synthesis engine of G4LTL-ST assumes
that the environment of the controller makes the first move by setting the inputs.
Consider, for example, the PLC specification in Figure 1 with a specified scan cycle
time of 50ms (line 1). The input variables x, y,err store bounded input and sensor
values, and output values are available at the end of each scan cycle at grant1, grant2,
and light (line 1). According to the specification in line 6, the output light must be on for
at least 10 seconds whenever an error occurs, that is, input signal err is raised. Line 7
requires that if err no longer appears, then eventually the light signal is always off.
The transition-style LTL specifications 3 and 4 in Figure 1 require setting grant1 (resp.
grant2) to true in the next cycle whenever the condition x+ y > 3 (resp. x2+ y2 < 72 )
holds. Finally, grant1 and grant2 are supposed to be mutually exclusive (line 5).
The synthesis engine of G4LTL-ST builds on top of traditional LTL synthesis tech-
niques [15,11,17,4] which view the synthesis problem as a game between the (sensor)
environment and the controller4. The moves of the environment in these games are
determined by setting the input variables, and the controller reacts by setting output
variables accordingly. The controller wins if the resulting input-output traces satisfy the
given specification. Notably, arithmetic constraints and timers are viewed as theories
and thus abstracted into a pseudo-Boolean LTL formula. This enables G4LTL-ST to
utilize CEGAR-like [8,14,12] techniques for successively constraining the capabilities
of the control environment.
Since specifications in linear temporal logic are often notoriously difficult to use in
practice, G4LTL-ST diagnoses unrealizable specifications and suggests additional as-
sumptions for making the controller synthesis problem realizable. The key hypothesis
underlying this approach is that this kind of feedback is more useful for the engineer
compared to, say, counter strategies. The assumption generation of G4LTL-ST uses
built-in templates and heuristics for estimating the importance and for ordering the gen-
erated assumptions accordingly.
4 Appendex C provides the detailed formulation and implemented algorithm for LTL synthesis.
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Real-time specification pattern Encoding in LTL
Whenever a, then b for t seconds G (a→ (t1.start ∧ b ∧ X(b U t1.expire)))
Whenever a continues for more (a↔ t1.start) ∧G(¬(a ∧ X a)↔ X t1.start)
than t seconds, then b ∧G(t1.expire→ b)
Whenever a, then b, G(a↔ t1.start) ∧G(¬(c ∧ X c)↔ X t1.start)
until c for more than t seconds ∧G (a→ (b ∧ X((b U t1.expire)) ∨G¬t1.expire))
Table 1. Real-time specification patterns and their encodings.
Synthesis of control software, in particular, has been recognized as a key Industrie
4.0 technology for realizing flexible and modular controls (see, for example, [3], RE-
2 on page 44). The synthesis engine G4LTL-ST is planned to be an integral part of
a complete development tool chain towards meeting these challenges. G4LTL-ST is
written in Java and is available(under the GPLv3 open source license) at
http://www.sourceforge.net/projects/g4ltl/files/beta
In the following we provide an overview of the main features of G4LTL-ST in-
cluding Pseudo-Boolean abstractions of timing constraints, the abstraction-refinement
synthesis loop underlying G4LTL-ST and its implementation, and, finally, the template-
based generation for suggesting new constraints of the behavior of the environment for
making the control synthesis problem realizable. These features of G4LTL-ST are usu-
ally only illustrated by means of examples, but the initiated reader should be able to fill
in missing technical details.
2 Timing Abstractions
The timing constraint in Figure 1 with its 10 seconds time-out may be encoded in
LTL by associating each discrete step with a 50ms time delay. Notice, however, that up
to 200 consecutive X operators are needed for encoding this simple example.
Instead we propose a more efficient translation, based on standard IEC 61131-3
timing constructs, for realizing timing specifications. Consider, for example, the timed
specification G (err→ 10sec(light)). In a first step, fresh variables t1.start and t1.expire
are introduced, where t1 is a timer variable of type TON in IEC 61131-3. The additional
output variable t1.start starts the timer t1, and the additional input variable t1.expire
receives a time-out signal from t1 ten seconds after this timer has been started. Now, the
timing specification G (err → 10sec(light)) is rewritten as an LTL specification for a
function block in the context of a timer.
G (t1.start→ X F t1.expire)→ G (err→ (t1.start ∧ light ∧ X(light U t1.expire))
The antecedent formula ensures that the expire signal is eventually provided by the
timing block of the environment. Since no provision is being made that there is a time-
out exactly after 10 seconds, however, the precise expected behavior of the time-out
environment is over-approximated.
It is straightforward to generate PLC code using timing function blocks from win-
ning strategies of the controller. Whenever t1.start is set to true the instruction t1(IN:=0,
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Abstract
theory atoms
LTL(Th) formula ϕ
ϕabs
pseudo-Boolean
input variables Xabs
Input variables X Output variables Y
pseudo-Boolean
LTL
LTL controller
check whether the input
formula is realizable
synthesis
No, with
strategy
unchecked
pseudo-Boolean
input valuations
Check whether every
sin ∈ S is (Th)-satisfiable
Schecked :=
Schecked ∪ Sproven
Yes
Report Report ϕ is REALIZABLE
No, with counter-
ϕabs :=
(G(Xabs 6= sin))→ ϕabs
S
Theory checker
example sin and
Refine
Extract
with proven-realizable
inputs Sproven ⊆ S
Memorize
Schecked
NOT-REALIZABLE
by controller Mctrl
counter
Menv
Yes
Fig. 2. Abstraction-refinement synthesis loop.
PT:=TIME#10s) is generated for starting the timer t1. Instructions that set t1.start to
false is ignored based on the underlying semantics of timers. Finally, time-out signals
t1.expire are simply replaced with the variable t1.Q of the IEC 61131-3 timing con-
struct.
In Table 1 we describe some frequently encountered specification patterns and their
translations using IEC 61131-3-like timing constructs. Each of these patterns requires
the introduction of a fresh timer variable t1 together with the assumption G (t1.start→
X F t1.expire) on the environment providing time-outs. These specification patterns,
however, are not part of the G4LTL-ST input language, since there is no special support
in the synthesis engine for these language constructs, and G4LTL-ST is intended to
be used in integrated development frameworks, which usually come with their own
specification languages.
3 Abstraction-Refinement Synthesis Loop
The input to the synthesis engine of G4LTL-ST are LTL formulas with non-linear arith-
metic constraints with bounded real (or rational) variables, and the workflow of this
engine is depicted in Figure 2. Notice, however, that the abstraction-refinement loop in
Figure 2 is more general in that it works for any decidable theory Th.
In a preliminary step Abstract simply replaces arithmetic constraints on the inputs
with fresh Boolean input variables. The resulting specification therefore is (like the
timer abstraction in Section 2) an over-approximation of the behavior of the environ-
ment. In our running example in Figure 1 (ignoring line 6, 7), Abstract creates two
fresh Boolean variables, say req1 and req2, for the two input constraints x+y > 3 and
x2 + y2 < 72 to obtain the pseudo-Boolean specification
G(req1→ X grant1) ∧G(req2→ X grant2) ∧G(¬(grant1 ∧ grant2)) (1)
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Clearly, this pseudo-Boolean specification with input variables req1 and req2 over-
approximates the behavior of the environment, since it does not account for inter-
relationships of the arithmetic input constraints.
In the next step, LTL controller synthesis checks whether or not the pseudo-
Boolean LTL formula generated by Abstract is realizable. If the engine is able to
realize a winning strategy for the control, say Mctrl, then a controller is synthesized
from this strategy. Otherwise, a candidate counter-strategy, say Menv , for defeating the
controller’s purpose is generated.
The pseudo-Boolean specification (1), for example, is unrealizable. A candidate
counter-strategy for the environment is given by only using the input (true, true), since,
in violation of the mutual exclusion condition (1), the controller is forced to subse-
quently set both grant1 and grant2 .
The Extract module extracts candidate counter-strategies with fewer pseudo-Boolean
input valuations (via a greedy-based method) whose validity are not proven at the the-
ory level. Consequently, the Extract module generates a candidate counter-strategy that
only uses (req1, req2) = (true, true) and the input valuations S = {(true, true)} are
passed to the Theory Checker.
A candidate counter-strategy is a genuine counter-strategy only if all pseudo-Boolean
input patterns are satisfiable at the theory level; in these cases the environment wins and
Theory Checker reports the un-realizability of the control problem. In our running ex-
ample, however, the input (true, true) is not satisfiable at the theory level, since the
conjunction of the input constraints x + y > 3 and x2 + y2 < 72 is unsatisfiable for
x, y ∈ [0, 4]. G4LTL-ST uses the JBernstein [6] verification engine for discharging
quantifier-free verification conditions involving non-linear real arithmetic. In order to
avoid repeated processing at the theory level, all satisfiable inputs are memorized.
Unsatisfiable input combinations sin are excluded by Refine. In our running exam-
ple, the formula G(¬(req1∧ req2)) is added as a new assumption on the environment,
since the input pair (true, true) has been shown to be unsatisfiable.
G(¬(req1 ∧ req2))→ (1) (2)
In this way, Refine successively refines the over-approximation of the behavior of the
environment. Running the LTL synthesis engine on the refined specification 2 yields a
controller: if one of req1 (x + y > 3) and req2 (x2 + y2 < 72 ) holds, the controller
may grant the corresponding client in the next round, since req1 and req2 do not hold
simultaneously.
Refinement of Timer Environments. The refinement of over-approximations of environ-
mental behavior also works for the abstracted timer environments. Recall from Sec-
tion 2 that the initial abstraction is given by G (t1.start → X F t1.expire). Assuming,
for example, that t1.expire appears two iterations after t1.start in a candidate counter-
strategy, one might strengthen this initial assumption with G (t1.start→ ((X¬t1.expire)∧
(XX¬t1.expire) ∧ (XXX F t1.expire))).
Synthesized Code. The synthesized PLC for the complete control specification in Fig-
ure 1 is listed in the Appendix A. This synthesized function block can readily be passed
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to industry-standard PLC development tools for connecting function blocks with con-
crete field device signals inside the main program to demonstrate desired behavior. No-
tice that the synthesized code in Appendix A is separated into two independent state
machines. This separation is based on a simple analysis of G4LTL-ST for partitioning
the specification into blocks with mutually independent output variables. In particular,
in Figure 1, the formulas in line 3 to 5 do not consider err and light, and the formulas
in lines 6 and 7 do not consider x, y, grant1, grant2 . Therefore, code for these two
blocks can be synthesized independently.
Constraints over input and output variables. Even though the current implementation
of G4LTL-ST is restricted to specifications with arithmetic constraints on inputs only,
the abstraction-refinement synthesis loop in Figure 2 works more generally for arith-
metic constraints over input and output variables. Consider, for example, the specifica-
tion G(x > y → X(z > x)) with input variables x, y ∈ [1, 2] ∩ R and output variable
z ∈ [0, 5] ∩ R. Abstraction yields a pseudo-Boolean specification G(in → Xout) with
in, out fresh input variables for the constraints x > y and z > x, respectively. Now,
pseudo-Boolean LTL synthesis generates a candidate winning strategy Mctrl for the
controller, which simply sets the output out to be always true. The candidate controller
Mctrl is realizable if every pseudo-Boolean output assignment of Mctrl is indeed sat-
isfiable on the theory level. This condition amounts to demonstrating validity of the
quantified formula (∀x ∈ [1, 2] ∩ R) (∃z ∈ [0, 5] ∩ R) z > x. Using the witness, say, 3
for the existentially quantified output variable z, a winning strategy for the controller is
to always set the output z to 3, and the control synthesis problem therefore is realizable.
Otherwise, the candidate controller strategy is not realizable at the theory level,
and, for pseudo-Boolean outputs, refinement due to un-realizability of the control syn-
thesis problem is achieved by adding new constraints as guarantees to the pseudo-
Boolean specification. For example the constraint G(¬(grant1 ∧ grant2)) is added to
the pseudo-Boolean specification, if pseudo-Boolean outputs grant1 and grant2 are
mutually exclusive at the theory level.
In this way, the abstraction-refinement synthesis loop in Figure 2 may handle arbi-
trary theory constraints on input and output variables as long as corresponding verifi-
cation conditions in a first-order theory with one quantifier-alternation can be decided.
The implementation of G4LTL-ST could easily be extended in this direction by us-
ing, for examples the verification procedure for the exists-forall fragment of non-linear
arithmetic as described in [7]. So far we have not yet encountered the need for this ex-
tensions, since the PLC case studies currently available to us are restricted to Boolean
outputs.
4 Assumption Generation
An unrealizable control synthesis problem can often be made realizable by restrict-
ing the capabilities of the input environment in a suitable way. In our case studies
from the manufacturing domain, for example, suitable restrictions on the arrival rate
of workpieces were often helpful. G4LTL-ST supports the generation of these as-
sumptions from a set of given templates. For example, instantiations of the template
G(?a → (X(¬?a U ?b))), where ?a and ?b are meta-variables for inputs, disallows
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# Example
(synthesis)
Timer(T)/
Data(d)
lines of spec Synthesis
Time
Lines of
ST
Ex1 T, D 9 1.598s (comp) 110
Ex2 T 13 0.691s 148
Ex3 T 9 0.303s 80
Ex4 T 13 21s 1374
Ex5 T 11 0.678s (comp) 210
Ex6 - 7 0.446s 41
Ex7 D 8 17s 43
Ex8 T 8 0.397s (comp) 653
Ex9 abstract D,T 3 + model (< 200 loc) 1.55s 550
Ex10 abstract D,T 3 + model (< 200 loc) 3.344s 229
Ex11 abstract D,T 3 + model (< 200 loc) 0.075s 105
# Example
(Assup. gen)
# Learned
Assump.
Time of
Learning
Ex1 1 0.127s
Ex2 1 0.452s
Ex3 1 3.486s
Ex4 4 22s (DFS)
Ex5 1 2.107s
Ex6 1 1.046s
Ex7 1 0.154
Ex8 1 2.877
Ex9 1 8.318
Table 2. Experimental result based on the predefined unroll depth (3) of G4LTL-ST. Execution
time annotated with “(comp)” denotes that the value is reported by the compositional synthesis
engine.
successive arrivals of an input signal ?a. For a pre-specified set of templates, G4LTL-
ST performs a heuristic match of the meta-variables with input variables by analyzing
possible ways of the environment to defeat the control specification.
The underlying LTL synthesis engine performs bounded unroll [17] of the negated
property to safety games. Therefore, whenever the controller can not win the safety
game, there exists an environment strategy which can be expanded as a finite tree, whose
leaves are matched with the risk states of the game. Then, the following three steps are
performed successively:
• Extract a longest path from the source to the leaf. Intuitively, this path represents
a scenario where the controller endeavors to resist losing the game (without inten-
tionally losing the game). For example, assume for such a longest path, that the
environment uses (a)(¬a)(¬a)(¬a) to win the safety game.
• Generalize the longest path. Select from the set of templates one candidate which
can fit the path in terms of generalization. For example, the path above may be gen-
eralized as FG¬a. For every such template, the current implementation of G4LTL-
ST defines a unique generalization function.
• Resynthesize the controller based on the newly introduced template. For example,
given φ as the original specification, the new specification will be (¬FG¬a) →
φ, which is equivalent to (GFa) → φ. Therefore, the path is generalized as an
assumption stating that a should appear infinitely often.
If this process fails to synthesize a controller, then new assumptions are added to further
constrain the environment behavior. When the number of total assumptions reaches a
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pre-defined threshold but no controller is generated, the engine stops and reports its
inability to decide the given controller synthesis problem.
5 Outlook
The synthesis engine of G4LTL-ST has been evaluated on a number of simple automa-
tion examples extracted both from public sources and from ABB internal projects. The
evaluation results in Table 2 demonstrate that, despite the underlying complexity of
the LTL synthesis, G4LTL-ST can still provide a practical alternative to the prevail-
ing low-level encodings of PLC programs5, whose block size are (commonly) within
1000 LOC. This is due to the fact that many modules are decomposed to only pro-
cess a small amount of I/Os. For small sized I/Os, the abstraction of timers and data
in G4LTL-ST together with counter-strategy-based lazy refinement are particularly ef-
fective in fighting the state explosion problem, since unnecessary unrolling (for timing)
and bit-blasting (for data) are avoided. Data analysis is also effective when no precise
(or imprecise) environment model is provided, as is commonly the case in industrial
automation scenarios.
Mechanisms such as assumption generation are essential for the wide-spread de-
ployment of G4LTL-ST in industry, since they provide feedback to the designer in the
language of the problem domain. Extensive field tests, however, are needed for cali-
brating assumption generation in practice. Moreover, a targeted front-end language for
high-level temporal specification of typical control problems for (networks of) PLCs
needs to be developed [13].
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A Synthesized Function Block
Structured Text generated by G4LTL-ST for the synthesis control problem in Figure 1.
FUNCTION_BLOCK FB_G4LTL
VAR_INPUT
x: REAL; y: REAL;
error: BOOL;
END_VAR
VAR_OUTPUT
grant1: BOOL; grant2: BOOL;
light: BOOL;
END_VAR
VAR
cstate1 : INT := 0; cstate2 : INT := 0;
p0 : BOOL; p1 : BOOL;
t1: TON;
END_VAR
VAR CONST T1_VALUE : TIME := TIME#10s; END_VAR
p0 := (x)+(y)>3; p1 := (x*x)+(y*y)<3.5; (* Update the predicate based on sensor values *)
CASE cstate1 OF (* State machines *)
0: IF ((p0 = TRUE) AND (p1 = FALSE)) THEN cstate1 := 9; grant1 := TRUE; grant2 := FALSE;
ELSIF ((p0 = FALSE) AND (p1 = FALSE)) THEN cstate1 := 0; grant1 := TRUE; grant2 := FALSE;
ELSIF ((p0 = FALSE) AND (p1 = TRUE)) THEN cstate1 := 7; grant1 := TRUE; grant2 := FALSE;
ELSIF ((p0 = TRUE) AND (p1 = TRUE)) THEN cstate1 := 11; grant1 := TRUE; grant2 := FALSE;
END_IF;
7: IF ((p0 = TRUE) AND (p1 = FALSE)) THEN cstate1 := 9; grant1 := FALSE; grant2 := TRUE;
ELSIF ((p0 = FALSE) AND (p1 = FALSE)) THEN cstate1 := 0; grant1 := FALSE; grant2 := TRUE;
ELSIF ((p0 = FALSE) AND (p1 = TRUE)) THEN cstate1 := 7; grant1 := FALSE; grant2 := TRUE;
ELSIF ((p0 = TRUE) AND (p1 = TRUE)) THEN cstate1 := 11; grant1 := TRUE; grant2 := FALSE;
END_IF;
9: IF ((p0 = TRUE) AND (p1 = FALSE)) THEN cstate1 := 9; grant1 := TRUE; grant2 := FALSE;
ELSIF ((p0 = FALSE) AND (p1 = FALSE)) THEN cstate1 := 0; grant1 := TRUE; grant2 := FALSE;
ELSIF ((p0 = FALSE) AND (p1 = TRUE)) THEN cstate1 := 7; grant1 := TRUE; grant2 := FALSE;
ELSIF ((p0 = TRUE) AND (p1 = TRUE)) THEN cstate1 := 11; grant1 := TRUE; grant2 := FALSE;
END_IF;
11: IF (( true )) THEN cstate1 := 11; grant1 := TRUE; grant2 := FALSE; END_IF;
END_CASE;
CASE cstate2 OF
0: IF ((error = TRUE) AND (TRUE)) THEN cstate2 := 12; light := TRUE; t1(IN:=0, PT:=T1_VALUE);
ELSIF ((error = FALSE) AND (TRUE)) THEN cstate2 := 6; light := FALSE;
END_IF;
43: IF ((error = TRUE) AND (TRUE)) THEN cstate2 := 12; light := TRUE; t1(IN:=0, PT:=T1_VALUE);
ELSIF ((error = FALSE) AND (TRUE)) THEN cstate2 := 43; light := FALSE;
END_IF;
6: IF ((error = TRUE) AND (TRUE)) THEN cstate2 := 12; light := TRUE; t1(IN:=0, PT:=T1_VALUE);
ELSIF ((error = FALSE) AND (TRUE)) THEN cstate2 := 6; light := FALSE;
END_IF;
396: IF ((error = TRUE) AND (TRUE)) THEN cstate2 := 12; light := TRUE; t1(IN:=0, PT:=T1_VALUE);
ELSIF ((error = FALSE) AND (t1.Q = FALSE)) THEN cstate2 := 396; light := TRUE;
ELSIF ((error = FALSE) AND (t1.Q = TRUE)) THEN cstate2 := 43; light := FALSE;
END_IF;
81: IF ((error = TRUE) AND ( TRUE )) THEN cstate2 := 12; light := TRUE; t1(IN:=0, PT:=T1_VALUE);
ELSIF ((error = FALSE) AND (t1.Q = FALSE)) THEN cstate2 := 396; light := TRUE;
ELSIF ((error = FALSE) AND (t1.Q = TRUE)) THEN cstate2 := 43; light := FALSE;
END_IF;
12: IF ((error = TRUE) AND (TRUE)) THEN cstate2 := 12; light := TRUE; t1(IN:=0, PT:=T1_VALUE);
ELSIF ((error = FALSE) AND (t1.Q = FALSE)) THEN cstate2 := 81; light := TRUE;
ELSIF ((error = FALSE) AND (t1.Q = TRUE)) THEN cstate2 := 6; light := FALSE;
END_IF;
END_CASE;
END_FUNCTION_BLOCK
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B Evaluation
In this section, we outline specifications for each problem under analysis.
– Ex1 Original example listed in Figure 1.
– Ex2 Simplified specification for equivalence with discrepancy time monitoring:
The discrepancy time is the maximum period during which both inputs may have
different states without the function block detecting an error. The block should sig-
nal error when two input valuation differ in their values for more than time T .
– Ex3 Simplified specification for safety request: It monitors the response time be-
tween the safety function request (s opmode set to FALSE) and the actuator ac-
knowledgment (s ack switches to TRUE). Whenever the time exceeds the user-
specified threshold T , signal error and propose again request to the actuator.
– Ex4 Simplified specification for sequential muting. Sequential muting is a standard
mechanism to monitor the entry of workpieces into critical region using 4 sensors;
it is used when transporting the material into the danger zone without causing the
machine to stop. The mechanism should signal the entry and leave of objects, and
if the object does not leave the critical region within a user-specified time interval
T , error should be reported.
– Ex5 Control for conveyor belt. Transfer an object when light barrier detects it. If
another object appears before the current output leaves, signal light and make alarm
sound for T seconds. Resume when the reset button is pressed. Also retain silence
when no object arrives.
– Ex6 Example specification from the paper “Formal Specification and Verification
of Industrial Control Logic Components” [13].
– Ex7 Control synthesis for simple nonlinear systems, where the underlying dynam-
ics is captured by a predicate transition system, which can be considered as the
result of timed relational abstraction [20]. To successfully control the system, one
needs to perform numerical reasoning also on the theory level, as the specification
and the environment model use different predicates.
– Ex8 Low-level device function synthesis. Our previous work MGSyn [5] synthe-
sizes high-level orchestration code (in C++) to control each cell via OPC DA com-
munication6. Nevertheless, it assumes that each station (cell) should provide a set of
pre-specified functions (as a library) to control low-level devices. As an experiment,
we use G4LTL-ST to synthesize some these basic functions for the Pick&Place
module of the FESTO modular production system7. The combination of MGSyn
and G4LTL-ST therefore completes the whole picture of automatic synthesis.
– Ex9 The DC-DC boost converter circuit example [18]. The goal is to synthesize
a PLC controller which opens or closes switches appropriately such that the be-
havior of the underlying linear hybrid system is always constrained under a certain
threshold. The environment model (as a transition system) is generated from timed
6 http://en.wikipedia.org/wiki/OPC Data Access
7 http://didacticonline.de/int-en/learning-systems/mps-the-modular-production-
system/stations/pick-place-station-small-is-beautiful.htm
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relational abstraction [20] extended with predicates8. Two additional models are
provided.
– Ex10 Control of inverted pendulum with a physical model processed under timed-
relational abstraction.
– Ex11 Control of track system with a physical model processed under timed-relational
abstraction.
– Ex12 ABB Corporate Research in-house example (wind turbine yaw controller;
details restricted).
– Ex13 ABB Corporate Research in-house example (tide gate controller; details re-
stricted).
– AS Assumption generation. We use commonly seen examples (e.g., from Lily [11])
to demonstrate the use of assumption generation. G4LTL-ST fails to synthesize
controllers for these examples under the unroll depth 3 (some problems are real-
izable when increasing the unroll depth), but under this feature G4LTL-ST simple
continues the synthesis process and discovers appropriate assumptions.
C LTL Synthesis Engine
In this section, we formulate required definitions the implemented algorithms for LTL
synthesis.
Linear Temporal Logic (LTL) Given two disjoint set of atomic propositions Vin =
{i1, . . . , im} and Vout = {o1, . . . ,on}, the LTL formulas over Vin ∪ Vout are defined
inductively:
• v ∈ Vin ∪ Vout is an LTL formula.
• If φ1, φ2 are LTL-formulas, then so are ¬φ1, ¬φ2, φ1 ∨ φ2, φ1 ∧ φ2, φ1 → φ2.
• If φ1, φ2 are LTL-formulas, then so are Gφ1, Fφ1, Xφ1, φ1Uφ2.
Given an ω-word σ ∈ ω → 2Vin∪Vout and a natural number i ∈ ω, the semantics of
LTL is defined as follows.
• σ, i  v iff v ∈ σ(i).
• σ, i  ¬φ iff not σ, i  φ. Similar definitions follow for other logic operators ∨,∧,
and→. We use interchangeably ¬ and !.
• σ, i  Gφ iff for all j ≥ i: σ, j  φ.
• σ, i  Fφ iff for some j ≥ i: σ, j  φ.
• σ, i  Xφ iff σ, i+ 1  φ.
• σ, i  φ1Uφ2 iff for some j ≥ i: σ, j  φ2, and for all k = i, . . . , j − 1: σ, k  φ1.
ω-automaton A nondeterministic Bu¨chi word (NBW) automaton over Σ = 2Vin∪Vout
is a finite automaton A = (Q,Σ, q0, ∆, F ), where Q is the set of states, q0 is the initial
state, F ⊆ Q is the set of final states, and ∆ ⊆ Q×Σ ×Q is the transition relation. A
8 NOTICE: For this model, a special input format is used to read the result of relational ab-
straction and product it with the translated game, rather than viewing them as environmental
assumptions (when doing so, the environmental assumption contains around 200 lines) and
bring all assumptions into the process of generating Bu¨chi automaton and perform bounded
unroll.
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G (req→ Fgrant)
s1
s2
grant
Σ
(!req) ∨ (grant)
Σ
F req
s1
s2
req
Σ
Σ
req
G req
s1
req↔ grant
s1
s2
(req ∧ grant)
Σ
∨(!req ∧ !grant)
Fig. 3. Some LTL formulas and their corresponding Bu¨chi automaton, where Vin = {req},
Vout = {grant}, and Σ = {〈req,grant〉,〈!req,grant〉, 〈req,!grant〉, 〈!req,!grant〉}.
run on an input word σ = σ1σ2 . . . , where σ ∈ Σω , is a sequence % = %0%1 . . . over
states in A such that (1) %0 = q0 and (2) for all i ≥ 0: (%i, σi, %i+1) ∈ ∆. A accepts
σ if there exists a run % such that %i ∈ F for infinitely many i. A universal co-Bu¨chi
word (UCW) automaton follows the above notation, but only accepts σ if for every run
%, %i ∈ F for only finitely many i.
From LTL to ω-automaton It is known that for every LTL formula φ, there exists an
equivalent Bu¨chi automaton representation Aφ, such that a word σ ∈ Σω satisfies φ
iff there exists an accepting run in Aφ on σ (algorithms can be found in, e.g., [9,10]).
Figure 3 shows some simple LTL formulas and the corresponding Bu¨chi automata.
Final states are with double circles. For the ease of understanding, in the graphical
representation we fold many edges having the same source and destination into one,
and represent these edges as a logic formula on the edge label. E.g., req in Figure 3
actually represents the set {〈req,grant〉, 〈req,!grant〉}.
Edge-labeled game A labeled-game arena has the form G = (Q,Q0, E, q0, Σin, Σout, L),
where Q is the set of locations, Q0 ⊂ Q is the set of control locations, E ⊆ Q × Q is
the transition relation, q0 is the initial location. L is a labeling function mapping from
each transition with source in Q0 to Σout, and each transition with source in Q \ Q0
to Σin. Such a graph is partitioned into two areas Q0 and Q1 = Q \ Q0 (environment
locations). A play is a sequence ρ = r0r1 . . . with (ri, ri+1) ∈ E which is built up
based on player selections: if ri ∈ Q0 then control (player-0) decides the next location,
and if ri ∈ Q1 then environment (player-1) decides the next location.
A strategy for control is a function f : Q+ → Q which allocates a play prefix
r0 . . . rk, rk ∈ Q0 a set Q′ ⊆ Q of vertices such that (rk, rk+1) ∈ E, for all rk+1 ∈
Q′. A strategy f is winning for control at location q0, if any play ρ starting from q0
following f satisfies the winning condition. In this paper we only use safety condition:
– Safety condition: a play is safety winning if occ(ρ) ∩ F = ∅, where F ⊆ Q is the
set of risk states, and occ(ρ) refers to the set of locations that appears in ρ.
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C.1 LTL Synthesis
Given a set of input and output variables Vin = {i1, . . . , im} and Vout = {o1, . . . ,on},
together with an LTL formula φ on Vin and Vout. Let Aφ be the corresponding Bu¨chi
automaton of φ. The LTL synthesis problem (where the environment takes the first
move) asks the existence of a controller fLTL : (2Vin × 2Vout)∗ × 2Vin → 2Vout such
that, for every input sequence a = a1a2 . . ., where ai ∈ 2Vin :
• Given the prefix a1 produce b1.
• Given the prefix a1b1 . . . akbkak+1, produce bk+1.
• The produced output sequence b = b1b2 . . . ensures that the word σ = σ1σ2 . . .,
where σi = aibi ∈ 2Vin∪Vout , creates an accepting run of Aφ.
Equivalently, we can adapt the same definition by applying it to UCW, i.e., given
φ, the controller should only allow the all runs created by produced word to visit the
A¬φ its final states only finitely often. Such a definition will be used later in bounded
synthesis via safety games.
(Example) Consider the specification φ = req ↔ grant. Based on our definition,
any controller which outputs the same value as input in the first input-output cycle is
considered to be a feasible solution.
C.2 LTL Synthesis via UCW and Bounded-unroll Safety Games
Given the LTL specification φ, the roadmap of our method is to first construct the Bu¨chi
word automaton A¬φ, and view it as an UCW, i.e., if an ω-word σ can visit final states
of A¬φ only finitely often on every run, σ is an ω-word of φ. Again assume that the
construction of A¬φ is provided.
Creating Game-like Representations The first step, after creating A¬φ, is to apply
Algorithm 1 to create a game representation G¬φ. Consider again the synthesis process
of φ = G(req → Fgrant). Figure 4 (a) and (b) show the corresponding A¬φ and the
translated game. A controller will, for every input sequence, produce the corresponding
output sequence to ensure that all paths in the generated game will visit final states
in G¬φ only finitely often. Not difficultly, we can observe a solution highlighted at
Figure 4 (b), which outputs grant at s1[1] (i.e., when input equals req) and outputs
grant or !grant at s1[0] (i.e., when input equals !req). Outputting grant at s1[1] ensures
that s2 is never visited from the initial state.
Bounded Unroll into Safety Games Once when the game representation G¬φ of A¬φ
is generated, we then perform a k-bounded unroll by exploring all finite words of size
k/2 defined in A¬φ to create a safety game. For all vertices whose descendants are
not fully expanded, we consider them to be risk states. We define equivalence relation
which enables to treat the two different vertices as the same one. By doing so, the
unfolding in general does not create an arena with a tree structure but rather an arena
with loops.
Given G¬φ = (Q,Q0, E, q0, Σin, Σout, L) with final states F¬φ = {f1, . . . , fn}
provided by Algorithm 1, a node (i.e., an equivalence class) in the translated safety
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s1
s2
s1[0]
s1[1]
s2[1]
s2[0]
req
req
!req
!req
!grant
grant, !grant
, !grant
!grant
!grant
s1
s2
req ∧ !grant
Σ
!grant
¬(G (req→ Fgrant))
grant
{s1(0)}
{s1[0](0)}
{s1(0), s2(1)}
grant, !grant
!req req
grant
!grant
k = 1
Unroll depth
{s1[1](0)}
(a) (b)
(c)
k = 2
k = 3
Fig. 4. The Bu¨chi automaton for ¬φ = ¬(G(req → Fgrant)) (a). The translated arena G (b) .
The generated safety game (with equivalence class folding) using unroll of depth 2 (c), where the
pink vertex is considered as a risk state.
game uses a set {q(v1, . . . , vn)} as its identifier, where q ∈ Q is the last visited vertex
and vi ∈ N0 is the number of visited times for final state fi, for a finite word whose
corresponding state sequence ends at q. Algorithm 2 shows a worklist algorithm which
performs k-bounded unroll to create a new safety game.
The worklist algorithm first pushes the initial state into the list (line 1,2). Then it
continuously removes elements in the list to perform the expansion. As each state is as-
sociated with a number when it is placed in the worklist (line 2,5,9) and will not produce
new elements to the list when the value exceeds k, the algorithm guarantees termina-
tion. If the element taken from the list is an environment vertex, then new vertices are
created based on all possible input values (line 4). Otherwise, the algorithm considers,
given an output valuation out, what are all possible successor states (line 6, 7). In line 7,
for the ease of understanding, we use the following functions.
• update(q(v0, . . . , vn), list(F )) updates vi by vi + 1, if in the list representation of
F , the index of q equals i. It is also used in line 1, i.e., if the initial state is a final
state, then the value should start with 1 rather than 0.
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• Given q = {q1(v11, . . . , v1n), . . . , qk(vk1, . . . , vkn)}, the operation qunionmultiqi(v′i1, . . . , v′in)
replaces qi(vi1, . . . , vin) in q by qi(max(vi1, v′i1), . . . ,max(vin, v
′
in)). For exam-
ple {q1(1, 0), q2(2, 3)} unionmulti q1(0, 1) we derive {q1(1, 1), q2(2, 3)}. Originally, having
two elements q1(1, 0) and q1(0, 1) means that to visit v1, there exists two runs
where the first traverses the first final state and the other traverses the second final
state. We do not maintain two separate information but rather use an overapprox-
imation. It is the reason why our method is called merge-over-all-paths, as such a
technique is borrowed from static analysis in program verification.
Therefore, in line 7, when the state is updated from qi to q′i, at first the algorithm
produces q′i(vi1, . . . , vin). Then it uses function update() to update the number of vis-
ited final states considering q′i. Then it uses unionmulti to merge the result of newly computed q′i
to existing results. Line 8 checks if there exists a vertex in Qs which has the same value
of succ (using Qs.getEquiv(succ)). If such a vertex exists, then connect all outgoing
edges to the existed vertex rather than succ.
(Example) Consider the following specification: φTG : G(req→ (grant∨Xgrant))∧
G(grant→ X!grant), which specifies that when a request arrives, a grant should be is-
sued true immediately or with at most one unit delay. However, it is disallowed to issue
to consecutive grants. Figure 5 shows the Bu¨chi automaton of the complement specifi-
cation ¬φTG. Two paths (1) s1 → s2 → s4 and (2) s1 → s3 → s4 reflect the erroneous
scenario where in (1) a request is not granted in time, and in (2) there are two con-
secutive grants. Let list(F ) = (s2, s3, s4). Figure 6 shows the result of unrolled safety
game. G¬φTG starts with initial state s1, and it has not visited any final state. There-
fore the algorithm creates vertex {s1(0, 0, 0)} and add to the worklist (line 1). Then the
algorithm creates {s1[0](0, 0, 0)} and {s1[1](0, 0, 0)}, reflecting different input values
(line 4). s1 can move to {s1, s3} via grant when receiving input req. Therefore, we link
{s1[1](0, 0, 0)} to a new environment vertex {s1(0, 0, 0), s3(0, 1, 0)}, where s3(0, 1, 0)
denotes that final state s3 has been reached once (recall that s3 is the second element in
list(F ), so s3(0, 1, 0) changes to s3(0, 1, 0) after update()). For s1 and s3, given any in-
put, if output equals !grant, s3 cannot proceed while s1 can move to s1 or s2. Therefore,
by responding !grant, {s1[0](0, 0, 0), s3[0](0, 1, 0)} and {s1[1](0, 0, 0), s3[1](0, 1, 0)}
will move to {s1(0, 0, 0), s2(1, 0, 0)}. In this example, an unroll of depth 5 is sufficient
to create a controller.
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Σ
¬(G (req→ (grant ∨Xgrant))
∧G(grant→ X!grant))
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s3 s2
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Fig. 5. The Bu¨chi automaton A¬φTG for ¬φTG (left) and the translated arena G¬φTG (right).
{s1(0, 0, 0)}
{s1[0](0, 0, 0)} {s1[1](0, 0, 0)}
!grant
{s1(0, 0, 0),
s3(0, 1, 0)}
{s1(0, 0, 0),
s2(1, 0, 0)}
!grantgrant
{s1[0](0, 0, 0),
s2[0](1, 0, 0)}
{s1[1](0, 0, 0),
s2[1](1, 0, 0)}
grant
{s1[0](0, 0, 0), {s1[1](0, 0, 0),
s3[1](0, 1, 0)}s3[0](0, 1, 0)}
!grant
!grant
RISK
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grant
!grant
!grant
grant grant
Unroll depth
k = 1
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k = 5
Fig. 6. The generated safety game (with equivalence class folding) from G¬φTG using unroll of
depth 3.
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Algorithm 1: Translating an automaton into a game
input : Aφ = (Qφ, Σ = Σin ×Σout, q0φ ,∆φ, Fφ)
output: Gφ = (Q,Q0, E, q0, Σin, Σout, L), F as accepting states
begin
let Q = Q0 = E = L = ∅
/* Create environment locations in G */
1 Q := Q ∪Qφ
/* Create control locations in G */
2 for q ∈ Qφ do
for in ∈ Σin do
Q := Q ∪ {q[in]}
Q0 := Q0 ∪ {q[in]}
/* Create deadlock state in G */
3 Q := Q ∪ {qdead}
for in ∈ Σin do
Q := Q ∪ {qdead[in]}
Q0 := Q0 ∪ {qdead[in]}
/* Create environment edges and labeling in G */
4 for q ∈ Q \Q0 do
for q[in] ∈ Q0 do
E := E ∪ (q, q[in])
L(q, q[in]) := L(q, q[in]) ∪ {in}
/* Create control edges and labeling in G */
5 for (q1, 〈in, out〉, q2) ∈ ∆φ do
E := E ∪ (q1[in], q2)
L(q1[in], q2) := L(q1[in], q2) ∪ {out}
/* Create missing control edges G */
6 for q[in] ∈ Q0 do
for out ∈ Σout do
if 6 ∃q′ ∈ Q \Q0 such that out ∈ L(q[in], q′) then
E := E ∪ (q[in], qdead)
L(q[in], qdead) := L(q1[in], qdead) ∪ {out}
let q0 = q0φ , and Σin, Σout reuses contents in Aφ
return (Gφ, Fφ)
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Algorithm 2: Depth-k unroll to safety games
input : G = (Q,Q0, E, q0, Σin, Σout, L), F : {f1, . . . , fn}, k ∈ N
output: Gs = (Qs, Qs0 , Es, qs0 , Σin, Σout, Ls), srisk ∈ Qs
begin
let Qs := ∅; Es := ∅
/* Create worklist with initial element */
let worklist := ∅
1 let qs0 := {update(q0(0, . . . , 0), list(F ))}
2 worklist.add(qs0 , 1)
Qs := Qs ∪ {qs0 , qrisk}
while list 6= ∅ do
3 let
q = ({q1(v11, . . . , v1n), . . . , qk(vk1, . . . , vkn)}, i) := worklist.removeFirst()
if i ≤ k then
if q ∈ Q \Q0 then
/* create edges for environment vertex */
for in ∈ Σin do
4 let succ := {q1[in](v11, . . . , v1n), . . . , qk[in](vk1, . . . , vkn)}
Qs := Q∪ {succ}, Qs0 := Qs0 ∪ {succ}; Es := Es ∪ (q, succ);
L(q, succ) := {in}
5 worklist.add(succ, i+ 1)
else
/* create edges for control vertex*/
for out ∈ Σout do
let succ := ∅
for qi(vi1, . . . , vin) ∈ q do
6 for (qi, q′i) ∈ E where out ∈ L(qi, q′i) do
7 succ := succ unionmulti update(q′i(vi1, . . . , vin), list(F ))}
/* Check if a vertex of same equivalence class has appeared */
8 if Qs.getEquiv(succ) 6= null then
Es := Es ∪ (q,Qs.getEquiv(succ));
L(q,Qs.getEquiv(succ)) := {out}
else
Es := Es ∪ (q, succ); L(q, succ) := {out}
Qs := Qs ∪ {succ}
9 worklist.add(succ, i+ 1)
else
10 Es := Es ∪ (q(v1, . . . , vn), qrisk)
return (Qs, Qs0 , Es, qs0 , Σin, Σout, Ls), qrisk
